

4A 800V N-channel Enhancement Mode Power MOSFET

1 Description


B4N80 , the silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-251B, which accords with the RoHS standard.

2 Features

- Fast Switching
- Low ON Resistance($R_{DS(on)} \leq 4.0\Omega$)
- Low Gate Charge (Typical Data: 17.3 nC)
- Low Reverse transfer capacitances(Typical: 4.3pF)
- 100% Single Pulse avalanche energy Test

3 Applications

- Power switch circuit of adaptor and charger.



4 Electrical Characteristics

4.1 Absolute Maximum Ratings ($T_c=25^\circ C$, unless otherwise noted)

PARAMETER	SYMBOL	VALUE	UNIT	
Drain-Source Voltage	V_{DS}	800	V	
Gate-Source Voltage	V_{GS}	± 30	V	
Drain Current(continuous) ^(Note 3)	I_D	4	A	
Drain Current(continuous)($T=100^\circ C$) ^(Note 3)	I_D	2.5	A	
Drain Current(Pulsed)	I_{DM}	16	A	
Single Pulse Avalanche Energy ^(Note 4)	E_{AS}	153	mJ	
Maximum Power Dissipation	$T_a=25^\circ C$	P_{tot}	1.3	W
	$T_c=25^\circ C$	P_{tot}	150	W
Operating Junction Temperature Range	T_j	-55~150	°C	
Storage Temperature Range	T_{stg}	-55~150	°C	
High Temperature(tin solder)	T_L	300	°C	

4.2 Thermal Characteristics

PARAMETER	SYMBOL	VALUE	UNIT
Thermal Resistance, Junction to Case-sink	R_{thJC}	0.8	°C/W
Thermal Resistance, Junction to Ambient	R_{thJA}	100	°C/W

4.3 Electrical Characteristics (T_c=25°C, unless otherwise noted)


PARAMETER	SYMBOL	Test Condition	VALUE			UNIT
			MIN	TYP	MAX	
Off Characteristics						
Drain-source Breakdown Voltage	BV _{DSS}	I _D =250μA,V _{GS} =0V	800	--	--	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =800V,V _{GS} =0V, T _c =25°C	--	--	25	μA
		V _{DS} =640V,V _{GS} =0V, T _c =125°C	--	--	250	μA
Gate-to-Body Leakage Current	I _{GSS}	V _{GS} =±30V,V _{DS} =0V	--	--	±100	nA
On Characteristics ^(Note 3)						
Gate threshold voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =250μA	2.0	--	4.0	V
Drain-source on Resistance	R _{DS(on)}	V _{GS} =10V,I _D =2.0A	--	3.7	4.0	Ω
Dynamic Characteristics						
Input Capacitance	C _{iss}	V _{GS} =0V,V _{DS} =25V, f=1.0MHz	--	567	--	pF
Output Capacitance	C _{oss}		--	48	--	
Reverse Transfer Capacitance	C _{rss}		--	4.3	--	
Turn-on Delay Time	T _{d(on)}	I _D =4A, V _{DD} =400V, V _{GS} =10V, R _G =10Ω	--	11.6	--	ns
Turn-on Rise Time	t _r		--	9.5	--	
Turn-off Delay Time	T _{d(off)}		--	22.7	--	
Turn-off Fall	t _f		--	14	--	
Total Gate Charge	Q _g	I _D =4A,V _{DD} =640V, V _{GS} =10V	--	17.3	--	nc
Gate-to-Source Charge	Q _{gs}		--	2.6	--	
Gate-to-Drain("Miller") Charge	Q _{gd}		--	9.9	--	
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V _{FSD}	V _{GS} =0V,I _S =4A	--	--	1.5	V
Continuous Source Current (BodyDiode) ^(Note 3)	I _S		--	--	4	A
Reverse Recovery Time	t _{rr}	T _J =25°C ,IF=4A, dI/F/dt=100A/μS,V _{GS} =0V	--	531	--	ns
Reverse Recovery Charge	Q _{rr}		--	2370	--	nc


Notes:

- 1: Repetitive rating, pulse width limited by maximum junction temperature.
- 2: Surface mounted on FR4 Board, t≤10sec.
- 3: Pulse width ≤ 300μs, duty cycle ≤ 2%.
- 4: L=10 mH,I_D=5.5A,V_{DD}=50V,,Start T_J=25°C.

5 Typical Test Circuit and Waveform

<p>Circuit diagram showing the typical test circuit for the D.U.T. It consists of a MOSFET with its drain connected to a voltage source V_{DD}. The gate is connected to a 1 mA current source and a voltage source V_{GS}. The drain current I_D is measured. The drain-to-source voltage V_{DS} is also indicated.</p>	<p>Graph illustrating the Miller effect and gate charge regions. The vertical axis is V_{DS} and the horizontal axis is V_{GS}. The solid line shows the drain-to-source voltage V_{DS} decreasing from a high value to zero. The dashed line shows the drain current I_D increasing during the Miller region. The regions are labeled: $V_{GS(TH)}$, Q_g, Q_{gs}, Q_{gd}, and the Miller Region. The time axis shows $t_d(\text{ON})$, t_{rise}, $t_d(\text{OFF})$, and t_{fall}.</p>
<p>Circuit diagram for the Gate Charge Test Circuit. It shows a MOSFET with its drain connected to a voltage source V_{DD}. The gate is connected to a current source R_G and a voltage source V_{GS}. The drain current I_D is measured. The drain-to-source voltage V_{DS} is indicated.</p>	<p>Graph showing the Gate Charge Waveforms. The vertical axis is V_{DS} and the horizontal axis is V_{GS}. The drain-to-source voltage V_{DS} is constant at 90% of V_{DD}. The gate voltage V_{GS} rises from 10% of V_{DD} to 90% of V_{DD} during the rise time t_{rise}. The time axis shows $t_d(\text{ON})$, t_{rise}, $t_d(\text{OFF})$, and t_{fall}.</p>
<p>Circuit diagram for the Resistive Switching Test Circuit. It shows a MOSFET with its drain connected to a voltage source V_{DD}. The gate is connected to a current pump and a double pulse generator. The drain current I_D is measured. The drain-to-source voltage V_{DS} is indicated.</p>	<p>Graph showing the Resistive Switching Waveforms. The vertical axis is I_D and the horizontal axis is time. The drain current I_D starts at a high level, decreases during the turn-off transition, and then recovers to its original level. The time axis shows t_{rr} (reverse recovery time).</p>
<p>Circuit diagram for the Diode Reverse Recovery Test Circuit. It shows a MOSFET with its drain connected to a voltage source V_{DD}. The gate is connected to a current source V_{GS} and a 50Ω resistor. The drain current I_{AS} is measured through an inductor L. A series switch (MOSFET) and a commuting diode are also shown.</p>	<p>Graph showing the Diode Reverse Recovery Waveform. The vertical axis is V_{DD} and the horizontal axis is time. The drain voltage V_{DD} is constant at BV_{DSS}. The drain current I_{AS} starts at zero, increases linearly during the turn-on transition, and then decreases during the reverse recovery time t_{AV}. The time axis shows t_p (pulse period).</p> $E_{AS} = \frac{I_{AS}^2 L}{2}$
<p>Circuit diagram for the Unclamped Inductive Switching Test Circuit. It shows a MOSFET with its drain connected to a voltage source V_{DD}. The gate is connected to a current source V_{GS} and a 50Ω resistor. The drain current I_{AS} is measured through an inductor L. A series switch (MOSFET) and a commuting diode are also shown.</p>	<p>Graph showing the Unclamped Inductive Switching Waveform. The vertical axis is V_{DD} and the horizontal axis is time. The drain voltage V_{DD} is constant at BV_{DSS}. The drain current I_{AS} starts at zero, increases linearly during the turn-on transition, and then decreases during the reverse recovery time t_{AV}. The time axis shows t_p (pulse period).</p>






6 Product Specifications and Packaging Models

Product Model	Package Type	Mark Name	RoHS	Package	Quantity
B4N80	TO-251B	B4N80	Pb-free	Braid	3000/disc

7 Dimensions



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	min.	max.	min.	max.
a	2.20	2.40	0.087	0.0946
b	0.46	0.58	0.018	0.023
C	2.45	2.65	0.097	0.104
D	0.80	0.90	0.032	0.035
d	6.50	6.70	0.2561	0.2640
D1	5.10	5.46	0.201	0.215
D2	4.73	4.93	0.1864	0.1942
A	6.00	6.20	0.2364	0.2443
e	2.186	2.386	0.0861	0.0940
L	10.40	11.00	0.4098	0.4334
B	3.50	3.70	0.1379	0.1458
L2	1.50	1.70	0.0591	0.0670
Φ	1.10	1.30	0.0433	0.0512
h	0.00	0.30	0.0000	0.0118
V	5.25	5.45	0.2069	0.2147
E	0.60	0.80	0.0236	0.0315

8 Attenions

- Jiangsu Donghai Semiconductor Technology Co., Ltd. reserves the right to change the specification without prior notice! The customer should obtain the latest version of the information before making the order and verify that the information is complete and up to date.
- It is the responsibility of the purchaser for any failure or failure of any semiconductor product under certain conditions. It is the responsibility of the purchaser to comply with safety standards and to take safety measures in the system design and machine manufacturing of WXDH products in order to avoid potential risk of failure. Injury or property damage.
- Product promotion is endless, our company will be dedicated to provide customers with better products.

9 Appendix

Revision history:

Date	REV.	Description	Page
2020.11.25	1.0	Original	